



Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number: **0 443 865 A1**

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 91301421.3

(51) Int. Cl.⁵: H01J 21/10, H01J 19/24,
H01J 3/02

(22) Date of filing: 22.02.91

(30) Priority: 22.02.90 JP 41948/90
11.04.90 JP 96004/90
05.02.91 JP 14398/91

(43) Date of publication of application:
28.08.91 Bulletin 91/35

(84) Designated Contracting States:
DE FR GB NL

(71) Applicant: SEIKO EPSON CORPORATION
4-1, Nishishinjuku 2-chome
Shinjuku-ku Tokyo-to(JP)

(72) Inventor: Komatsu, Hiroshi c/o Seiko Epson
Corporation, 3-5
Owa 3-chome
Suwa-shi, Nagano-Ken(JP)

(74) Representative: Caro, William Egerton et al
J. MILLER & CO. Lincoln House 296-302 High
Holborn
London WC1V 7JH(GB)

(54) Field emission device and method of manufacture therefor.

(57) The present invention provides a field emission device and a method of manufacturing the same. The device comprises a plane substrate (1), a cathode electrode (2) provided on the plane substrate and formed with emission projections (3) extending generally parallel to the surface of the plane substrate, and a gate electrode (4) provided on the plane substrate for controlling the electron emission by the emission projections. The emission projections at least of the cathode electrode are formed on an insulation layer (6) on the surface of the plane substrate such that the tips of the emission projections are positioned vertically above the level of the gate electrode, which enhances the performance of the device.





Fig. 1

EP 0 443 865 A1

The present invention relates to field emission devices that emit electrons by a field effect, and to a method of manufacture therefor. In particular, the invention relates to a field emission device of the lateral type having a cathode electrode formed on a substrate with projections extending generally parallel to the surface of the substrate.

A prior field emission device of the lateral type is disclosed in a paper by Junji Ito in *Oyo Butsuri* (Journal of Applied Physics, Japan) Volume 58, No. 2, pp. 184 to 188 (1990). Figure 13 shows a fragmentary plan view of this prior field emission device, which forms part of a planar triode element. The device has a structure formed by a successive arrangement of a wedge type emitter electrode 102, a columnar gate electrode 103, and an anode electrode 104 side by side on the surface of a quartz substrate 101. These three electrodes are formed by etching 1 μm thick tungsten film using photo-etching technology. The emitter electrode 102 has one hundred and seventy wedge shaped projections arranged at a 10 μm pitch. The distance between the emitter electrode 102 and the gate electrode 103 is 15 μm , and the distance between the gate electrode 103 and the anode electrode 104 is 10 μm .

When the electrical properties of the planar triode element including such a field emission device are measured in a vacuum of 5×10^{-6} Pa, the emission current is a Fowler-Nordheim (F-N) tunnel current, and when the gate voltage is 220 V and the anode voltage is 318 V, an anode current of about 2 μA is obtained. This gives an anode current of 7 nA for one emitter electrode. The mutual conductance is about 0.1 μS .

However, such prior planar triode elements have a number of problems as described below. Namely, because the emitter electrode 102, the gate electrode 103 and the anode electrode 104 are formed from the same layer of metal film, when electrons emitted from the tips of the emitter electrode 102 travel towards the anode electrode 104, they collide with the gate electrode 103, which is in the same plane. Because a positive potential is applied to the gate electrode 103, some of the electrons colliding with it flow into the gate electrode 103. As a result, the yield (anode current/total emission current) of electrons flowing into the anode electrode 104 declines, leading to a reduction in power efficiency and to the electrical property called low mutual conductance. With the prior art, the yield is of the order of 60%.

Also, the emitter electrode 102 and the gate electrode 103 are formed in the same photo-etching process. The distance between these electrodes is determined by the degree of resolution during resist exposure, and the practical level has a limit of 0.8 μm . Further, dispersion increases as

this distance becomes more minute. Hence, because the threshold voltage for the electron emission and its uniformity are greatly dependent on the distance between the emitter electrode 102 and the gate electrode 103, prior planar triode elements have the problem that it is difficult to lower the threshold voltage, and, even if it can be lowered, there is the problem of worsened uniformity.

Further, the radius of curvature of the projecting tips of the emitter electrode 102 also has a great effect on the threshold voltage. The smaller the radius of curvature, the smaller the threshold voltage, but with prior methods of manufacture this radius of curvature is limited to 2000 \AA by blunt or coarse photo-resist. It is preferred that the radius of curvature be no more than a maximum of 1000 \AA in order to obtain a practical threshold voltage, but this is difficult to achieve with the prior art.

It is an object of the present invention, at least in its preferred forms described below, to overcome some or all of the above problems.

According to the present invention, there is provided a field emission device comprising a substrate, a cathode electrode provided on the substrate and formed with emission projections extending generally parallel to the surface of the substrate, and a gate electrode provided on the substrate for controlling electron emission by the emission projections, characterised in that at least the emission projections are formed on an insulation layer on the substrate such that the tips of the emission projections are positioned vertically above the level of the gate electrode.

In the present invention, the distance between the cathode electrode and the gate electrode is determined by the insulation layer, or by means of the insulation layer and the gate electrode, and may thus be reduced by comparison with the prior art.

The field emission device according to the present invention also has a construction, in which the radius of curvature of the projection tips may be reduced by comparison with the prior art, permitting a lowering of the threshold voltage in use.

According to another aspect of the present invention, there is provided a method of manufacturing a field emission device comprising the steps of forming a cathode electrode on a substrate with emission projections extending generally parallel to the surface of the substrate, and forming a gate electrode on the substrate for controlling electron emission by the emission projections, and characterised by forming an insulation layer on the substrate beneath at least the emission projections of the cathode electrode such that the tips of the emission projections are positioned vertically above the level of the gate electrode.

Advantageously, the method comprises the

steps of forming an insulation layer over the surface of the substrate and a cathode electrode layer on the surface of the insulation layer, and treating the cathode electrode layer by means of an excess etching process to form the cathode electrode.

By excessively etching the cathode electrode layer in the lateral direction, it is possible to make the tips of the emission projections sharper (i.e. to reduce their radii of curvature).

The invention is described further, by way of example, with reference to the accompanying drawings, in which:-

Figure 1 (A) is a fragmentary plan view of a field emission device according to the present invention having a construction wherein a gate electrode and a cathode electrode are partially overlapped with an insulation layer there-between, and Figure 1 (B) is a sectional view along the line L1 - L2 in Figure 1 (A);

Figures 2 (A) to 2 (E) are fragmentary sectional views after completion of the main manufacturing process steps for the purpose of explaining a method of manufacturing the field emission device of Figure 1;

Figures 3 (A) to 3 (C) respectively show fragmentary plan views corresponding to Figures 2 (C) to 2 (E) for the purpose of explaining in detail the process of making the cathode electrode of Figure 1;

Figure 4 is a graph showing changes in the radii of curvature of emission projections of the field emission device relative to the amount of lateral direction etching of molybdenum thin film;

Figure 5 (A) is a fragmentary plan view of a planar triode element utilising the field emission device of Figure 1, and Figure 5 (B) is a sectional view along the line L3 - L3 in Figure 5 (A); Figure 6 is a partial perspective view of a field emission device according to a second embodiment of the present invention with the gate electrode formed by self matching with the cathode electrode;

Figures 7 (A) to 7 (E) are fragmentary sectional views after completion of the main manufacturing process steps for the purpose of explaining a method of manufacturing the field emission device of Figure 6;

Figure 8 (A) is a fragmentary plan view of a field emission device according to a third embodiment of the present invention wherein the gate electrode has an inclined plane sloping relative to the projection direction of emission projections of the cathode electrode, and Figure 8 (B) is a sectional view along the line L5 - L6 in Figure 8 (A);

Figures 9 (A) to 9 (E) are fragmentary sectional views after completion of the main process steps of manufacture for the purpose of explain-

ing a method of making the field emission device of Figure 8;

Figures 10 (A) to 10 (C) are fragmentary plan views showing the process step of etching an insulation layer and a plane substrate with an excess etching method in the method represented in Figure 9;

Figure 11 (A) is a fragmentary plan view of a dual planar triode element utilising a modified field emission device according to the present invention, and Figure 11 (B) is a sectional view along the line L7 - L8 in Figure 11 (A);

Figure 12 (A) is a fragmentary plan view of a planar tetrode element utilising a field emission device according to the present invention, and Figure 12 (B) is a sectional view along the line L9 - L10 in Figure 12 (A); and

Figure 13 is a fragmentary plan view of a prior art field emission device.

Figure 1 is a fragmentary view of a first field emission device according to the present invention having a structure wherein a gate electrode and a cathode electrode are partially layered and have an insulation layer there-between. The field emission device has a gate electrode 4 and an anode electrode 5 comprising a thin film of molybdenum 2000 Å thick on the surface of a plane quartz substrate 1, and an island insulation layer 6 comprising a thin film of silicon dioxide (SiO₂) 5000 Å thick in common on part of the surface of the gate electrode 4 and on part of the surface of the plane substrate 1. A cathode electrode 2 comprising a thin film of molybdenum 2000 Å thick is provided so that it covers the island insulation layer 6 and overhangs there-from.

The cathode electrode 2 has three emission projections 3 disposed at a 20 μm pitch. The emission projections 3 have a structure such that they project in the direction of the gate electrode 4 parallel to the plane substrate 1. The radius of curvature of the tips of the emission projections 3 is 800 Å. The gate electrode 4 and the emission projections 3 overlap in a mutually parallel manner and with the island insulation layer 6 and the space 7 there-between. The distance L_{gk} between the gate electrode 4 and the emission projections 3 is 5000 Å, being equal to the thickness of the island insulation layer 6. Also, the distance L_{ag} between the gate electrode 4 and the anode electrode 5 is 5 μm, and the distance L_{ak} between the emission projections 3 and the anode electrode 5 is 12 μm.

This field emission device has emission projections 3 positioned higher than the gate electrode 4, and thus electrons emitted from the emission projections 3 arrive at the anode electrode 5 without colliding with the gate electrode 4.

Figure 2 is for the purpose of explaining the method of manufacture of the field emission device

of Figure 1, Figure 2 (A) showing the formation of the gate electrode 4 and the anode electrode 5. The plane substrate 1 used is a transparent quartz substrate 1.1 mm thick and 7.62 cm (3 inches) in diameter. After depositing a thin film of molybdenum 2000 Å thick on the surface of the plane substrate 1 by a sputtering method, the molybdenum thin film is processed to tapered shapes using a CF_4/O_2 plasma dry etching method with a photo-resist mask, to form the gate electrode 4 and the anode electrode 5.

After this, an insulation layer 8 and a cathode electrode layer 9 are stacked on one another as shown in Figure 2 (B). The insulation layer 8 and the cathode electrode layer 9 are respectively a silicon dioxide thin film 5000 Å thick and a molybdenum thin film 2000 Å thick deposited continuously by the sputtering method. The silicon dioxide thin film has a direct current insulation resistance over 6 MV/cm. The dispersion of the film thickness has good uniformity within 2% in relation to the plane substrate surface.

The next step involves forming a hot photo-resist 10 used in etching the cathode electrode layer 9, as shown in Figure 2 (C). The film thickness of the photo-resist 10 is about 1 μm. The cathode electrode 2 is shown in Figure 2 (D). The cathode electrode layer 9 is processed to tapered form by a dry etching method with CF_4/O_2 plasma. The etching conditions are: gas flow amount ratio $\text{CF}_4/\text{O}_2 = 60/200$, and RF power 700 W. The etching time is twenty minutes. Under these etching conditions, the etching speed of the molybdenum thin film is about 500 Å/minute, and about four minutes of etching will be sufficient for removing a film thickness of 2000 Å. However, by performing excess etching for twenty minutes, or five times as long, and etching in the lateral direction also, a cathode electrode is formed that has sharp emission projections. The photo-resist 10 at this time has 8000 Å removed by etching in both the lateral and the vertical directions, and the molybdenum thin film is also etched away by about 8000 Å in the lateral direction. At this time, the cathode electrode 2 having a gradually tapered section remains beneath the photo-resist 10.

After partially etching away the insulation layer 8 and then removing the photo-resist 10, the device is as shown in Figure 2 (E). The insulation layer 8 is removed with a hydrogen fluoride (HF) etching solution and the photo-resist 10 is removed with an exclusive use peeling solution.

Figure 3 represents in detail the manufacturing process for the cathode electrode 2, Figures 3 (a) to 3 (C) respectively corresponding to Figures 2 (C) to 2 (F). Figure 3 (A) is a plan view taken after forming the photo-resist 10. The photo-resist 10 has hot resist projections 11 used in forming the

emission projections 3 and formed with tip radii of curvature of about 2000 Å. After forming the cathode electrode 2 (Figure 3 (B)), peripheral portions of the photo-resist 10 are removed by etching about 8000 Å by the excess etching method, and the positions of the photo-resist projections 11 are set back about 1 μm. The cathode electrode layer 9 is also etched off to nearly the same shape.

Figure 3 (C) is a plan view of the completed device. The tips of the emission projections 3, when viewed with a scanning electron microscope, have tip angles of about 70° and their radii of curvature are about 800 Å. Also, their sections taper gradually in form with tip angles about 45° and radii of curvature of about 300 Å. As a result, it is confirmed that the emission projections 3 have tip shapes sharper than the photo-resist pattern, which has blunt or coarse tip shapes.

Figure 4 is a graph showing changes in the radii of curvature of the emission projections relative to the amount of lateral direct etching of the molybdenum thin film. The etching conditions were the same as described before, and the amount of etching was controlled by varying the etching time. This graph shows that it is possible to make the radii of curvature of the tips below 500 Å by excess etching of over 1.5 μm.

Figure 5 is a fragmentary view of a plane triode element utilizing the field emission device of the present example. This plane triode element has: its main constructional features, the plane substrate 1 furnishing the field emission device, an opposite substrate 16 placed generally parallel thereto, and an interstitial support 18 adhered to the substrates to maintain an open space there-between with a vacuum layer 19 formed therein. Successively positioned in the lateral direction on the surface of the plane substrate 1 are the cathode electrode 2 formed on the surface of the Island Insulation layer 6 and having a cathode terminal 12, the gate electrode 4 having a gate terminal 14, and the anode electrode 5 having an anode terminal 15. There is also a getter mass 13 comprising a barium and aluminum material (BaAl_4) for maintaining the degree of vacuum. The opposite substrate 16 comprises a quartz substrate 1 mm thick, and is formed with a conductive thin film 17 facing the vacuum layer 19 for charge prevention. A hole 700 μm in diameter in the opposite substrate 16 is used for evacuation for forming the vacuum layer 19, and this is plugged with a stopper 20 of gold-tin (Au-Sn) alloy. The interstitial support 18 is sintered frit glass with a mixture of spherical glass spacers 50 μm in diameter, formed so as to seal the peripheral parts of the respective substrates in an air tight manner. The width of the interstitial support 18 is about 500 μm. The vacuum layer 19 has a thickness of about 50 μm and its vacuum is maintained

below 1×10^{-7} Torr.

The method of making this planar triode element will now be explained. First, the getter mass 13 is mounted on the completed plane substrate 1. Also, the frit glass with the mixture of spherical glass spacers is formed by a screen printing method on the peripheral portions of the holed opposite substrate 18 and the conductive thin film 17. Next, pairs of the substrates are adhered in position and the frit glass is sintered by heating at 450° between the two substrates while applying a load. If necessary, pre-sintering of the frit glass is done before the adhesion. Next, a thin film of chrome (Cr) and a thin film of gold (Au) are formed continuously in the vicinity of the hole, after which an Au-Sn alloy mass is placed in the vicinity of the hole. Next, the substrates are inserted in a vacuum chamber and the vacuum layer 19 is drawn to a sufficient vacuum through the hole. In this state, the Au-Sn alloy mass is irradiated with a laser beam to melt it and form the stopper 20 to close the hole. Finally, the substrates are removed from the vacuum chamber, and the getter mass 13 is laser irradiated from the back surface to evaporate it and revive the getter action. The lasers used here may be X-ray lasers, YAG lasers and CO_2 lasers, for example.

About two hundred of the planar triode elements were made at the same time from 7.62 cm (3 inch) substrate, in sizes of 4 mm wide, 3.6 mm high and 2.1 mm thick. The electrical properties of the elements were measured. After the cathode electrodes 2 were grounded and an anode voltage $V_{ak} = 200$ V was applied to the anode electrodes 5 and a gate voltage V_{gk} was applied to the gate electrodes 4, measurements were made of cathode current I_k , gate current I_g and anode current I_a . The results obtained were emission currents of $I_k = 3 \times 10^{-11}$ A (1×10^{-11} A/tip) at $V_{gk} = 60$ V, and $I_k = 6 \times 10^{-8}$ A (2×10^{-8} A/tip) at $V_{gk} = 100$ V. This emission current was an F-N tunnel current. The anode current yield (I_a/I_k) was about 90% at $V_{gk} = 60$ V and about 75% at $V_{gk} = 100$ V.

Compared with prior technology, the gate voltage required for electron emission (i.e. the threshold voltage) was reduced to less than 1/2, and the yield was improved over 20%. Also, when the distribution of the threshold voltage was measured throughout the 7.62 cm (3 inch) substrate, its dispersion was found to have good uniformity within $\pm 6\%$.

Although molybdenum thin films are described as the electrode material in the present example, the invention is not restricted thereto, it being possible to utilise other metals, such as tantalum, tungsten, silicon, chrome and aluminium and alloys containing these metals. Also, it is possible to utilise insulated substrates, having an insulating

surface over their entire surfaces, such as silicon substrates, as the plane substrate. Further, the insulation layer is not restricted to thin films of silicon dioxide, and can utilise materials such as silicon nitride and alumina.

Coatings of materials with small work functions such as barium, thorium and cesium, may be used on the emission projections to decrease the threshold voltage of the electron emissions.

The emission projections may be furnished in sufficient numbers to decrease electron emission noise, and the S/N ratio can be made larger by driving them simultaneously and effecting the electron emission simultaneously.

Also, it is possible to form a fluorescent substance on the surface of the anode electrode 5 of the planar triode element shown in Figure 5 to construct a luminous display, or to form thereon a material, such as a thin film of copper, that produces x-rays and construct a fine x-ray source by exciting this film with an electron ray.

In a second embodiment of the invention, which will now be described, the field emission device has a gate electrode formed in a self matching manner with the cathode electrode, as shown in Figure 6.

This field emission device has a gate electrode 24 comprising a thin Al film 1000 \AA thick on the surface of a plane substrate 21, which comprises a quartz substrate. Two independent island insulation layers 26, comprising thin films of silicon dioxide 5000 \AA thick are provided on both sides of the substrate 21, and a cathode electrode 22 and an anode electrode 25 comprising thin molybdenum films 2000 \AA thick are formed on the surfaces of the island insulation layer 26 and overhang therefrom.

The cathode electrode 22 has three emission projections 23 positioned at a $10 \text{ }\mu\text{m}$ pitch. The emission projections 23 have a construction such that they project in the direction of the gate electrode 24 parallel to the plane substrate 21 without the island insulation layer 26 being in the vicinity of their tips. The radii of curvature of the tips of the emission projections 23 are about 500 \AA . The gate electrode 24 has a missing portion 27 giving it an edge contour formed generally in the same shape as the emission projections 23 and directly below the emission projections 23. The missing portion 27 is formed to match the emission projections 23, and the portion in the previous embodiment where the gate electrode 4 and the emission projections 3 overlap parallel to one another is not present here. The distance (L_{gk}) between the gate electrode 24 and the emission projections 23 is determined by the film thickness by the island insulation layer 26 and the film thickness of the gate electrode 24, and this value is 4000 \AA , taking the film thickness of the

gate electrode 24 from the film thickness of the island insulation layer 28.

The anode electrode 25 and the cathode electrode 22 are situated in a position about 4000 Å higher than the gate electrode 24. Consequently, the distance between the gate electrode 24 and the locus of electrons emitted from the emission projections 23 is also 4000 Å. The distance L_{ak} between the cathode electrode 22 and the anode electrode 25 is 8 μm. Consequently, electrons emitted from the tips of the emission projections 23 traverse the gate electrode 24 about 5 μm above it and arrive at the anode electrode 25 without colliding with the gate electrode 24.

Figure 7 is for the purpose of explaining the method of making the field emission device of the present example, Figure 7 (A) showing the formation of an insulation layer 28 and a cathode electrode layer 29. The plane substrate 21 is an insulating quartz substrate. On the surface of this are successively deposited a thin film of silicon dioxide 5000 Å thick as the insulation layer 28 and a thin film of molybdenum 2000 Å thick as the cathode electrode layer 29, using a sputtering method. After this, the cathode electrode 22 and anode electrode 25 are formed as shown in Figure 7 (B). The etching method used here for the cathode electrode layer 29 is identical to the method of excess etching the cathode electrode layer 9 by means of dry etching as described in the first embodiment. Figure 7 (C) shows where the insulation layer 28 has been partially etched away and the emission projections 23 have been exposed. Using the same wet etching method as in the first embodiment, the unnecessary portions of the insulation layer 28 are removed and the emission projections 23 are exposed so as to project in an overhanging manner. The plane substrate 21, being quartz, undergoes almost no etching at this time.

After this, the gate electrode layer 30 is formed as shown in Figure 7 (D) by means of directional particle deposition, e.g. an evaporation method, to deposit a thin Al film 1000 Å thick. The directional particle deposition is a method that deposits particles flying generally vertically from a power source onto the surface of the plane substrate 21. When this method is used, the portions that project outwardly, such as the emission projections 23, become negative, and the thin film deposited on the surface of the cathode electrode 22 or the anode electrode 25 and the thin film deposited on the surface of the plane substrate 21 separate. Further, the missing portion 27 of the same shape as the emission projections 23 is formed in a self matching manner directly beneath the emission projections 23. The directional particle deposition methods that can be employed are sputtering methods and ECR (electron cyclotron resonance)

deposition methods. Following this, the gate electrode layer 30 is etched as shown in Figure 7 (E) to form the gate electrode 24. Using conventional photo-etching technology, the thin Al layer is etched with an HF type etching solution that will not invade the molybdenum thin film. At this time, it is important to employ a photo-resist so that the missing portion 27 is not etched.

The electrical properties of the field emission device of the present example were measured under a high vacuum. When the cathode electrode 22 was grounded and the anode voltage was set at $V_{pk} = 200$ V, a cathode current $I_k = 5 \times 10^{-11}$ A was obtained at a gate voltage $V_{gk} = 60$ V, and $I_k = 1.4 \times 10^{-7}$ A was obtained at $V_{gk} = 100$ V. Also, the anode current yield was 82% when $V_{gk} = 60$ V and was 80% when $V_{gk} = 100$ V. Compared with the first embodiment, this embodiment has a smaller distance L_{gk} between the gate electrode 24 and the emission projections 23, and the anode electrode 25 is raised in a high position.

A field emission device according to a third embodiment of the present invention wherein the gate electrode has an inclined surface that is sloping relative to the salient direction of the emission projections will now be explained with reference to Figure 8. In this embodiment, the field emission device has a plane substrate 31, which is a 7059 glass substrate (made by Corning Company) 1.1 mm thick. A cathode electrode 32 and an anode electrode 35 formed on island insulation layers 36 are provided on flat portions of the surface of this plane substrate 31. A gate electrode 34 is formed both on a plane and on an inclined surface 37 of the plane substrate 31 in the vicinity of the cathode electrode 32. The cathode electrode 32 has three emission projections 33 arranged at a pitch of 10 μm. The tips of the emission projections 33 have a structure that projects in the direction of the gate electrode 34 parallel to the flat portions of the plane substrate 31, beyond the island insulation layers 36 beneath them. The radii of curvature of the tips of the emission projections 33 are about 500 Å.

The gate electrode 34 has the same missing portion as the gate electrode in the field emission device of the second embodiment. The island insulation layers 36 comprise thin silicon dioxide films 3000 Å thick, and the gate electrode 32, the gate electrode 34 and the anode electrode 35 comprise molybdenum thin film 2000 Å thick. In the vicinity of the emission projections 33, a portion of the gate electrode 34 has a slope about 25° downward from the emission direction of the emission projections 33. This is because the inclined surface 37 is formed with a slope about 25° downward relative to the flat portions of the plane substrate 31. The sections of the island insulation

layers 36 are reverse tapered in shape, having angles of about 23° under the emission projections 33 and of about 45° in other portions.

The distance L_{gk} between the emission projections 33 and the gate electrode 34 is about 4000 \AA , the distance L_{ag} between the gate electrode 34 and the anode electrode 35 is about 3 \mu m , and the distance L_{ak} between the emission projections 33 and the anode electrode 35 is 8 \mu m . Electrons emitted from the emission projections 33 go over the gate electrode 34 at about 5 \mu m , and the distance between the locus of the electrons and the gate electrode 34 is 2.3 \mu m at a maximum.

Figure 9 is for the purpose of explaining the method of making the field emission device of the present example, Figure 9 (A) showing the formation of an insulation layer 38. The insulation layer 38 is a thin silicon dioxide film 3000 \AA thick deposited by a conventional CVD (chemical vapour deposition) method at a deposition temperature of 300°C , and employing monosilane gas and oxygen gas as the raw gas, with deposition being effected under atmospheric pressure.

Next, the insulation layer 38 and the plane substrate 31 are partially etched by an excess etching method to form the insulation layer 38 with reverse tapers and to form the inclined surface 37 on the plane substrate 31 as shown in Figure 9 (B).

Figure 10 shows the manufacturing process steps of etching the insulation layer 38 and the plane substrate 31 by the excess etching method. First, a hot photo-resist 41 is formed in the position of the anode electrode and the cathode electrode on the surface of the insulation layer 38 as shown in Figure 10 (A). The film thickness of the photo-resist 41 is about 1 \mu m . The tips of the photo-resist projections 42 in the position of the cathode electrode have radii of curvature of about 2000 \AA . The photo-resist 41 uses an interface reinforcing agent to enhance adhesion with the insulation layer 38. Excess etching of the insulation layer 38 is done in this state, and the surface of the plane substrate 31 is also etched at the same time. Here, excess etching means etching the insulation layer 38 in the lateral direction over a distance several times more than the film thickness of the insulation layer 38. The etching solution is a mixed solution of hydrogen fluoride and acetic acid ($\text{HF} + \text{CH}_3\text{COOH} + \text{H}_2\text{O}$), and the etching speed of the thin silicon dioxide film and the 7059 glass substrate are respectively $1.38 \text{ \mu m/minute}$ and 0.8 \mu m/minute . The etching time is three minutes.

Figure 10 (B) is a plan view after the excess etching. The tips of the insulation layer projections 39 in the position of the cathode electrode are set back about 4 \mu m from the position of the tips of the photo-resist projections 42, and their radii of curvature are about 400 \AA and are rather small com-

pared to those of the photo-resist projections 42.

After this, the photo-resist 41 is peeled, as shown in Figure 10 (C), which corresponds to the sectional view in Figure 9 (B). As will also be understood from Figure 9 (B), the island insulation layer 36 is etched more at its interface with the plane substrate 31 than at its surface, so that its sections have a reverse tapered shape. In particular, the insulation layer projections 39 have sharper taper angles than the other portions. The reason for the reverse tapers is that the etching speed of the insulation layer 38 becomes faster at the interface with the plane substrate 31 because the adhesion of the insulation layer 38 with the plane substrate 31 is less than with the photo-resist 41. The plane substrate 31 is etched by a maximum amount of 2.2 \mu m , and the slope of the inclined surface 37 formed under the insulation layer projections 39 is about 25° .

Figure 9 (C) shows an electrode layer 40 formed by directional particle deposition. The electrode layer 40 comprises a molybdenum thin film 2000 \AA thick. The process step for forming the layer 40 is identical to the corresponding process step described in relation to the second embodiment. A characterising feature of this process step is that the electrode layer 40 deposited on the surface of the island insulation layer 36 reflects the plane shape of the island insulation layer 36 exactly, whereby the electrode layer 40 has very good projections with radii of curvature of about 500 \AA formed on the surface of the insulating projections 39.

The electrode layer 40 is partially etched as shown in Figure 9 (D) by a photo-etching method to form the cathode electrode 32, the gate electrode 34 and the anode electrode 35. Dry etching of the molybdenum thin film as described above is employed. Supplemental etching of the island insulation layer 36 exposes the emission projections 33 as shown in Figure 9 (E), the exposed plane substrate 31 also being etched a little at this time.

When the electrical properties of the present device were measured in the same manner as in the second embodiment, a cathode current $I_k = 4.8 \times 10^{-11} \text{ A}$ was obtained at a gate voltage $V_{gk} = 60 \text{ V}$, and $I_k = 2 \times 10^{-7} \text{ A}$ was obtained at $V_{gk} = 100 \text{ V}$. Also, the anode current yield was 95% at $V_{gk} = 60 \text{ V}$, and 85% at $V_{gk} = 100 \text{ V}$. These values, when compared with the field emission device of the second embodiment, show the same threshold voltage with a rise in anode current yield. The reason for such improved electrical properties is because the distance L_{gk} remains unchanged because of the introduction of the sloping gate electrode 34, so that the threshold voltage is unchanged, while the distance between the gate electrode 34 and the locus of the electrons from th

cathode electrode 32 to the anode electrode 35 is made larger and electrons are prevented from flowing to the gate electrode 34.

Figure 11 is a fragmentary plan view of a dual planar triode element that utilises a field emission device substantially as in the second embodiment of the present invention.

More especially, the structure of a cathode electrode 44 and a gate electrode 46 are generally the same as in the second embodiment. However, the cathode electrode 44 has two sets of emission projections 45 facing in different directions, and independent gate electrodes 46 are respectively provided for each set of emission projections 45. Also, the field emission device has an anode electrode 47 in two independent parts on an opposite substrate 49, respectively forming pairs with the two sets of emission projections 45 and the gate electrodes 46 on the plane substrate 43. In this manner, a dual planar triode element is constructed, in which two field emission devices having the cathode electrode 44 in common are placed inside a vacuum layer 50.

The method of adhering an interstitial support 51 to the plane substrate 43 and the opposite substrate 49, the method of closing the element using a stopper 53, and the method of maintaining a vacuum with a getter mass 52 are identical with the first embodiment.

Figure 12 is a fragmentary plan view of a planar tetrode element utilising a field emission device in which a cathode electrode 55 and a gate electrode 57 are constructed as described in relation to the second embodiment, and a shield electrode 59 is placed between the gate electrode 57 and an anode electrode 58. The shield electrode 59 has the function of shielding the field of the anode electrode 58 applied to emission projections 56. In the planar triode element described in the first embodiment, the anode resistance was small because the emission current from the emission projections 3 varies in dependence not only on the gate electrode 4 but also on the field of the anode electrode 5. When an amplifier or switching apparatus is used, a large anode resistance is necessary. When the shield electrode 59 is provided as in the present example and a fixed potential is maintained, e.g. by grounding the shield electrode 59, to shield the field of the anode electrode 58, a planar tetrode element of very large anode resistance is realised. Further, because the anode resistance depends on the width of the shield electrode 59, this width is determined by the trade off between the anode current and the yield.

In the planar tetrode element of the present example, the width of the shield electrode 59 is 50 μm , and the width of the anode electrode 58 is 100 μm . When the shield electrode 59 was grounded

and the anode voltage $V_{ak} = 200 \text{ V}$, the cathode current $I_k = 1.4 \times 10^{-7} \text{ A}$ was obtained at a gate voltage $V_{gk} = 100 \text{ V}$, and the anode resistance was $R_3 = 15 \text{ M}\Omega$ and the anode current yield was 70%.

As explained above, the field emission device and its method of manufacture, according to the present invention offer significant advantages including:-

(1) The distance L_{gk} between the cathode electrode and the gate electrode is determined by the film thickness of the insulation layer or the gate electrode layer. This is controlled in a superior manner relying on advances in LSI technology, and as a result a field emission device of low threshold voltage and good uniformity may be realised. In particular, while the prior art has been limited to a minimum distance L_{gk} of 0.8 μm , the present invention makes it possible to reduce this distance even less than 0.1 μm .

(2) By adopting the excess etching step described above, the radii of curvature of the emission projection tips of the cathode electrode may be made smaller than hitherto, making it possible to achieve low threshold values. While the prior art has been limited to a minimum radius of curvature of 2000 \AA , the present invention makes it possible to reduce this below 500 \AA .

Claims

1. A field emission device comprising a substrate (1, 21, 31), a cathode electrode (2, 22, 32) provided on the substrate and formed with emission projections (3, 23, 33) extending generally parallel to the surface of the substrate, and a gate electrode (4, 24, 34) provided on the substrate for controlling electron emission by the emission projections, characterised in that at least the emission projections are formed on an insulation layer (8, 28, 38) on the substrate such that the tips of the emission projections are positioned vertically above the level of the gate electrode.
2. A field emission device according to claim 1 characterised in that the gate electrode (4) and the emission projections (3) have mutually overlapping portions with the insulation layer (6) or a space (7) there-between.
3. A field emission device according to claim 1 or 2 characterised in that the gate electrode (24) has a contour portion (27) having a shape identical to the shape of the emission projections (23).

4. A field emission device according to any of claims 1 to 3 characterised in that at least a portion of the gate electrode (34) has an inclined plane, which slopes relative to the general direction of the emission projections (33). 5
5. A field emission device according to any preceding claim characterised by an anode electrode (5, 25, 35) formed from the same layer as the emission projections or the gate electrode. 10
6. A method of manufacturing a field emission device comprising the steps of forming a cathode electrode (2, 22, 32) on a substrate with emission projections (3, 23, 33) extending generally parallel to the surface of the substrate, and forming a gate electrode (4, 24, 34) on the substrate for controlling electron emission by the emission projections, and characterised by forming an insulation layer (6, 26, 36) on the substrate beneath at least the emission projections of the cathode electrode such that the tips of the emission projections are positioned vertically above the level of the gate electrode. 15 20 25
7. A method according to claim 6 characterised in that the steps of forming the insulation layer and the cathode electrode comprise forming the insulation layer on the surface of the substrate (1) and on the surface of the gate electrode (4), forming a cathode electrode layer (9) on the surface of the insulation layer, treating the cathode electrode layer by means of an excess etching process to form the cathode electrode (2), and partially etching the insulation layer with the cathode electrode as an etching mask for exposing the gate electrode and at least the tips of the emission projections (3). 30 35 40
8. A method according to claim 6 characterised in that the steps of forming the insulation layer (26), the cathode electrode (22) and the gate electrode (24) comprise forming an insulation layer (28) over the surface of the substrate (21), forming a cathode electrode layer (29) on the surface of the insulation layer, treating the cathode electrode layer by means of an excess etching process to form the cathode electrode (22), partially etching the insulation layer with the cathode electrode as an etching mask to expose at least the tips of the emission projections (23), forming a gate electrode layer (30) by directional particle deposition on the surface of the substrate and the surface of the cathode electrode, and etching the gate electrode layer to form the gate electrode (24). 45 50 55
9. A method according to claim 8 characterised in that the steps of forming the insulation layer (36), the cathode electrode (32) and the gate electrode (34) comprise forming an insulation layer (38) on the surface of the substrate (31), partially etching the insulation layer by an excess etching process to form an insulation layer (36) having a reverse taper shape in section, etching the substrate to form an inclined plane (37) adjacent an end of the insulation layer, forming an electrode layer (40) by directional particle deposition on the surface of the substrate and the surface of the insulation layer, etching the electrode layer to form the gate electrode (34) and the cathode electrode (32), and partially etching a side surface of the insulation layer with the cathode electrode as an etching mask to expose at least the tips of the emission projections (33). 60
10. Field electron emission apparatus, within field electron emission apparatus that furnishes at least an insulating plane substrate (1, 21, 31), a cathode electrode (2, 22, 32) that is a cathode electrode furnished on the surface of the said plane substrate and that furnishes emission projections (3, 23, 33) having a salient direction parallel to the surface of the said plane substrate, and a gate electrode (4, 24, 34) that is a gate electrode furnished on the surface of the said plane substrate for the purpose of controlling the amount of electron emission of the said emission projections, characterised in that at least the said emission projections are furnished on the surface of the said plane substrate so as to hold an insulation layer (6, 26, 36) and at least the tips of the said emission projections are positioned generally vertically directly over the said gate electrode. 65





Fig. 1







Fig. 2



(A)



(B)



(C)

Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7





Fig. 8







Fig. 9



(A)



(B)



(C)

Fig. 10





Fig. 11





Fig. 12




Fig. 13



European
Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 91 30 1421

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	EP-A-0 260 075 (THE GENERAL ELECTRIC COMPANY, PLC.) * column 1, lines 12 - 18; figures 1, 9 ** column 4, lines 52 - 59 *	1,2,4,5,10	H 01 J 21/10 H 01 J 19/24 H 01 J 3/02
P,X,A	EP-A-0 406 888 (MATSUSHITA ELECTRIC INDUSTRIAL CO.) * abstract; figures 2, 3 ** column 2, line 36 - column 3, line 15 @ column 4, line 58 - column 5, line 12 *	1-3,5,6,8,9	
A	US-A-4 168 213 (HOEBERECHTS) * abstract; figure 1 *	4	
A	US-A-4 855 636 (BUSTA ET AL.) * column 2, lines 39 - 67; figures 3, 4, 6 ** column 7, lines 6 - 10 *	1,10	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int. Cl.5) H 01 J
Place of search The Hague		Date of completion of search 20 June 91	Examiner COLVIN G.G.
<div><div>CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document T: theory or principle underlying the invention</div><div>E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons @: member of the same patent family, corresponding document</div></div>			